Ipso Facto The A-C-E Magazine

July, 1980

INDEX

PAGE

ISSUE # 18

																																													-	_	_
1	C	Ε	1	98	0	11	9	8	1	Ε	: X	Œ	C	U'	Ţ	I١	VE										•				•	•	•			•	٠	٠	•	•	•	• (. 1	O	, 2
F	D	ĪΤ	'n	R T	Δ	Í.	Č	Ó	Μì	M F	N	IΤ	S	_	_	_		_	_	_	_	_	_	_	_		_																• •				. 3
		- +			. ~	~					• •	•	_	•	•	•	• •	•	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	• '	•	•	•	•	•	•	- '	•	•		٠	Ī
A	1	CH	E	A P	•	24	(]	. N	T.	Ŀŀ	(!	٠	•	•	•	•	• •	•	•	•	•	•	•	٠	٠	•	•	•	• •	•	•	٠	٠	٠	• •	•	•	٠	٠	•	•	• •	• •	• •	• •	•	• 7
L	E	ΓŢ	E	RS	5	TO)	T	H	Ε	E	D	I	Ţ	O	R.			•	•	•	•	•	•	•	٠	•	•	•	•	•	•	٠	•	•	•	•	•	•	•	٠	• (• •		• •	•	. 0
E	N	ΗA	N	CE	M	EN	IT	'S	•	TC)	U	T	4																								•				• (• ‹				. 7
1	N	OΤ	H	FR	}	91	ľ	'P	ΡI	FF	?	Ī	Ī	į					_	٠ _	_	_	_	_		_	_							_													12
	N	٠,		0 II	ם. י	1 5			<u></u>	NIT	••	·	ü	Ť	Ť	ċ	7			Ť	÷	Ď	•	٠	•	•	•	•	•		•	٠	•	•	•	•	•	•	Ť	Ĭ	•	•					13
	T LA	Н	l U	ד ח	. D	L	٠.	U	U	L 1		L	U	Ţ	Ţ	I	1	Ç		, 1	ت	11	•	•	•	•	•	•	• •	•	•	•	•	•	• •	•	•	•	•	•	•	• •	• •	• •	• •	•	4 1
(A	ME	S	1	18	02	28	•	P	۸ و	1)	[]	٠	٠	•	•		•	•	٠	٠	٠	٠	٠	•	٠	٠	•	• •	•	•	•	٠	•	•	•	•	•	•	•	•	•	• •	• •	: :	•	14
1	T	EM	IS	F	0	R	S	A	L	Ε.													•	•	•	•		•				٠	•	•	•		•	•	•	٠	•	• •	• •	. 6	26	٠,	18
ŀ	ΙÀ	RE	WC	AF	E	F	3 L	IG		I١	ı	T	Ή	E		1	80	2	? .																•								• 1				25
	01								c	, E		•	•	_		•	_	_		-	·																			_	_	_	_				27
						- !	1 1	٠_	C	Le F	•	• •	•	٠	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• •	•	20
2	30	ME	3	BI	IS	I	;	₿	U	GS	3.		•	٠	•	٠	•			•	•	•	•	•	٠	•	•	•	• •	•	•	٠	•	•	•	•	•	٠	٠	•	٠	•	•	• •	• •	•	27
1	4 I	N I	[R (: A	BI	JC	;	(BI	Al	JD	0	T		S	T	"	. Е	:)	١.						•					•	•	•				•	٠	•	•	•				•	30
1	١.	C	F		C	:OI	.0	าย	R	١	/ 1	1	E	0		В	O.	A F	ł) .	_																						• (• (32
7	N	A I	~	÷	~	1111	rE)(1	Ť	10	· ·	` ^	D	n		_	•	•	_	•	Ī	·	Ī																		_	_	_				35
ı	N	Αι	.U	G	Ų	י טינ	ı	- 0	1	_ [יכ	JH -	ıп	U	•	•	•			•	:	•	:	:	:	•	•	•	•	• '	•	•	•	•	•	•	•	٠	•	•	•	•	•	• •	• •	•	
1	ER	r a	T	A.		·B	J]	にし	D	I	1	j	A		В	Ŀ	Τ.	ľ		(H	A	2	1	C	•	•	•	•	•	•	٠	٠	٠	•	•	•	•	•	•	•	•	• •	• •	• •	•	47
1	ΓH	E	D	οι	18	T	I	i G	, ,	TH	10	MC	A	S	1	M	E١	10) F	Y	"	Ţ	E	S	T			•										•	•	•	•					•	51
i	1 E	u c	3 5	0	ž L	TI	_ ·	/ D	r	NF	7 6	11	1	1	C	H	Δì	10	1		C	F		A	D	a	R	E	3	3	0	, O	R	M	_												52
- 5	7 C.	mC	J C.	n	3 N		•	· n	-	14 (•	• •		• •	v		~ .	••		•	•	•		••		_	••	_		-	•	•		• •	-	•	. •	•	•	•	-	-				. •	

IPSO FACTO is published by the ASSOCIATION OF COMPUTER EXPERIMENTERS (A.C.E), a non-profit, educational organization. Information contained in IPSO FACTO is believed to be accurate and reliable. However, no responsibility is assumed by IPSO FACTO or the ASSOCIATION OF COMPUTER EXPERIMENTERS for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

Send ALL A.C.E. correspondence to Bernie Murphy,
102 McCraney St.,
Oakville, Ontario,
Canada. L6H 1H6

ASSOCIATION OF COMPUTER EXPERIMENTERS 1980-81 EXECUTIVE

PRESIDENT:

John Norris

3 Country Club Toronto, Ont.

416-239-8567

PAST

President:

Ken Bevis

220 Cherry Post Rd.,

Mississauga, Ont., L5A 1H9

416-277-2495

SECRETARY/

Treasurer:

Mike Franklin

24 Duby Rd.,

Acton, Ont., L7J 2P1

519-853-3421

EDITOR:

John VanLierde

40 Arlington Ave.,

Toronto, Ont., M6G 3K8

416-656-3185

ASSISTANT

EDITOR:

John Myszkowski

99 Augusta St.,

Hamilton, Ont., 416-529-0250

Fred Feaver

105 Townsend Ave.,

Burlington, Ont., L7T 1Y8

416-637-2513

CONSULTANT:

Bob Silcox

562 Forestwood Cr.,

Burlington, Ont., L7L 4K3

416-845-1630

DRAUGHTSMAN:

John Myszkowski

MEMBERSHIP

COORDINATOR:

Bernie Murphy

102 McCraney St.,

Oakville, Ont., L6H 1H6

416-845-1630

Don MacKenzie

3124 Bonaventure Dr.,

Mississauga, Ont., L4T 2J2

416-676-9084

PROGRAM

COORDINATOR: Jeff Davis

8 Hillview Dr.,

Grimsby, Ont., L3M 4E5

TRAINING

COORDINATOR:

Fred Feaver

Ken Bevis

A.C.E. EXECUTIVE

continued on Page 10 ...

SOFTWARE

COORDINATOR:

Wayne Bowdish

149 East 33rd. St.,

Hamilton, Ont., L8V 3T5

416-388-7116

EDITORIAL COMMENTS

Great news !!!!

We are pleased to announce that we are now in a position to take orders for not only De Facto (as promised last time), but also for three club-designed boards.

DE FACTO

This book collects in one volume all of the best material in issues 1-18, with all known errata corrections incorporated into the articles, many diagrams improved, and a comprehensive table of contents. It is, therefore, not just of interest to those who are missing back issues.

De Facto is unbound, but is three-hole punched to fit standard binders, comes in a plastic shrink wrapping, and has a three-colour cover.

The price for De Facto is as follows:

- to Canadian addresses -- \$15 Canadian funds.
- to U.S.A. addresses ---- \$18 American funds.
- to overseas addresses -- \$20 American funds. (sent airmail)

De Facto is a truly great collection of 1802-related material, and, at the price, the best bargain around.

BOARDS

- 1) 8K EPROM Board (as depicted in issue 17, and described in issue 16).
- 2) Kluge Board (also depicted in issue 17).
- 3) Club Backplane (also depicted in issue 17).

The list of parts for the EPROM board was given with the article on it in issue 16, page 28.

All boards are sold as bare boards. (schematics and parts lists enclosed).

The price for each board is --to Canadian addresses - \$20 Canadian. --to U. S. and overseas - \$20 American.

All orders (boards and De Facto) should be sent to: Bernie Murphy 102 McCraney Street Oakville, Ontario L6H 1H6 Canada.

EXTRA! See pg. 32 for Colour

A CHEAP PRINTER

R. N. Thornton 1403 Mormac Road Richmond, Va. 23229

I recently decided to add a printer to my micro, a home-brew ELF based on the Popular Electronics articles. Naturally, I wanted manuscript quality, quiet operation, low power, variable paper width up to 14 inches, tractor and/or pinch feed, high reliability, etc., etc. After writing to a number of suppliers, I found that such a printer would cost roughly 20 times my total computer investment to date. Even a used Selectric typewriter was \$350 without interface. Finally, I saw an advertisement in ON-LINE (now the Computer Shopper) for a 32 character per line printer for \$95. This represented quite a compromise relative to my original desires, but was affordable. After further consideration, I realized the printer would be a perfect companion for a 32 character per line video display. I ordered the printer from:

Carl Poulson 1601 Roder Ct. Streamwood, Illinois 60103

sending my money order for \$95.00 (U.S.). The printer arrived in about 3 weeks via U.P.S. It was well packed, and weighed about 45 pounds. The printer is a used, reconditioned model made by Bunker Ramo, and contains a dot matrix print mechanism made by the Victor Comptometer Company. The cabinet is about $18"x16"x6\frac{1}{2}"$, and contains the power supply, printer mechanism, and electronics for the ASCII interface. The cabinet top lifts for easy maintenance access, and all parts are fastened with twist lock screws for fast removal. The printer mechanism is a 5x7 dot matrix mechanism which prints 80 characters per second in 32 columns on 3.5 inch wide adding machine paper. A complete set of schematics and adjustment procedures is supplied with the printer.

The ASCII interface uses 7-Bit ASCII in parallel. To use the printer, the buffer must be loaded with 32 characters, one at a time, and then a print command is issued.

To load a character into the buffer, the character is presented in parallel on the data lines, and the print command line is brought high. The computer must then wait until the printer busy line goes high and back to low before loading the next character. After all 32 characters are loaded into the buffer, an ASCII carriage return (hex $\emptyset D$) is placed on the data lines, and the print command line is brought high. Loading for the next line may begin after the print busy line goes high and then low. Since the print mechanism works right to left, if fewer than 32 characters are loaded, they will be right justified on the line. The print character set includes $\emptyset -9$, A-Z (upper case only), blank, and 19 special characters. A 2516 ROM is used to generate the print characters. I believe a 2708 EPROM could be used to change/expand the character set, though I haven't tried this yet.

5

-PRINT SAMPLE----

0123456789ABCDEF

HEX 20-2F: . "#\$%&@()*+,-./

HEX 30-3F: 0123456789\$-+.

HEX 40-4F: .ABCDEFGHIJKLMNO


HEX 50-5F: PQRSTUVWXYZ: \=+?

I used the following routine to test printer operation. With some modification, it should be usable as a print subroutine.

LOC	HEX	LABEL	MNEMONIC	REMARKS
ØØ	9Ø		GHI	D=Ø
Ø1	B3B4		PHI,PHI	R3.1=Ø, R4.1=Ø
Ø3	F81EA3	START	LDI,PLO	R3=DATA ADDRESS
Ø6	E3		SEX	X=3
Ø 7	F82ØA4		LDI,PLO	R4=32, LOAD COUNTER
ØA	62	LOAD	OUT2	LOAD DATA TO BUFFER
Ø₿	36 Ø B	WAITBSY	B3 WAITBSY	LOOP UNTIL PRINTER BUSY
ØD	3 EØ D	WAITIDL	BN3 WAITIDL	LOOP UNTIL PRINTER IDLE
ØF	24		DEC	DECREMENT COUNTER
10	84		GLO	D=LOAD COUNT
11	3A Ø A		BNZ LOAD	CONTINUE LOAD IF NONZERO
13	F81DA3		LDI,PLO	R4=C.R. ADDRESS
16	62		OUT2	PRINT THE LINE
17	3617	WAITPRT	B3 WAITPRT	LOOP UNTIL PRINTER BUSY
19	3E19	WAITFRE	BN3 WAITFRE	LOOP UNTIL PRINTER IDLE
1B	3ØØ3		B START	REPEAT
1D	ØD	CR		CARRIAGE RETURN
1E		DATA		32 BYTES OF PRINT DATA

This routine is written to mate with the hardware interface used: if a different N-line is used for print command, the OUT2 instructions must be changed; if $\overline{\text{EF3}}$ is not used for printer busy, the B3 and BN3 instructions must be changed. The instruction at 1B will have to be changed to a valid exit except for testing. As written, the 32 bytes located at 1E-3D will be printed over and over.

The hardware interface I used is shown below. It was necessary to buffer the data lines, as the printer uses TTL logic. I had trouble with the interface until reading the RCA 1802 manual which clearly stated the requirement for AND'ing N1, MRD, and TPB to insure memory data is available when the print command line is brought high.



Dear Bernie:

We've had several articles on EPROM Programmers, but nothing on erasers. There is an EPROM Eraser kit available for \$25.00 (U.S.) from:

R. W. Electronics, Inc. 3203 North Western Avenue Chicago, Illinois 60618

The kit includes a G.E. Ultraviolet bulb #G4T4.1, lamp socket, switch, and G.E. ballast #89G489. Instructions included with the parts show how to build the eraser. Additional parts required include a line cord, bread pan, and small parts which are easily fabricated. A 2708 can be erased in 15-20 minutes with the assembled eraser.

The best buy I've seen on 2708's is \$6.95 for the 450 NSEC version from:

Active Electronic Sales Corp. P. O. Box 1035 Framingham, Mass. 01701

My thanks to all on the Executive Staff who produce this outstanding newsletter.

Sincerely,
Dick Thornton
1403 Mormac Road
Richmond, Virginia 23229

ENHANCEMENTS TO UT4

Frederick K. Hannan 10 Filosi Road East Lyme, Connecticut 06333

Shortly after Mike Franklin's article on the UT4 program appeared in IPSO FACTO, he was kind enough to send me a tape of his program. Subsequently, I purchased the RCA Manual MPM 224 and found both to be very valuable tools.

However, after using the UT4 program for some time, I found it contained some illogical, impractical, or just plain dumb commands and routines. In noorder to fit it to my own personal quirks, I have made some changes to the program which might be of use to others.

First. although I did not experience any problems with the TIMALC routine, I thought it was best to load the time constant into RE.1 after initilization, similar to the manner suggested by Dave Taylor in IPSO FACTO #17. This will help overcome any future problems as equipment ages, etc.

I also felt it was rather dumb to put my machine through the REGISTER SAVE routine when there was no valid reason for doing this. Consequently, I established a new initialization routine at the beginning of UT4, again, identical to Dave Taylor's routine on Page 42, IPSO FACTO #17.

The result of this is to free up addresses XX16 through XX38 for other changes or new routines (XX is high order address of UT4).

My next thought was to bring some sense and logic to the three command symbols. After all, 'M and \$P do not really represent their true functions of Writing to memory (!) or Running program (\$). Only ?M comes close to its function of Dump memory.

My solution was to use "W" for Write to memory, "D" for Dump memory and "R" for Run program. This is accomplished by the following changes:

Address XX4A from FB24 to FB 52 XX52 from FB1E to FB13

Further, I felt it was superfluous to have to enter the character "M" or "P" when entering a command. The changes to eliminate the "M" and "P" are:

Address XX4C from 32D6 to 32DB XX56 from D3 to 305B

Now the three commands are:

W XXXX \(\Data - \text{Write to memory} \)
D XXXX \(\Data + \text{ of Bytes} - \text{Dump memory} \)
R XXXX \(- \text{Run program} \)

The second change was to add a space after the prompt symbol and to change the prompt symbol from "*" to ">" (my personal favorite). The change of the prompt symbol is easily accomplished by substituting 3E for the 2A at address XX41.

I had a little difficulty in getting a space after the prompt, however. At first I merely moved the beginning of the "START" routine from location XX39 to XX37 and added "D320" to the end of the prompt print string. For some reason, I have yet to figure out, this would not work. My final fix was to add another TYPE routine pointer after the first two "D3XX" SEP SUBS.

Thus, my start is now:

Address	XX34	F89CA3	TY PE	routine	pointer
	XX37	D30D	TYPE	CR	
	XX39	D30A	TYPE	LF	
	XX3B	F89CA3			
	XX3E	D33E	TYPE	>	
	XX40	D320	TYPE	space	

The branch instruction at address XX14 must be changed to 3034 for the new "START" address. Also, the RESTART branch instructions at addresses XX99 and XXB9 should be changed to 3234.

Lastly, I felt it was rather stupid to have to manually input a LINE FEED after the use of a COMMA/CR in the Write to memory mode. After all, our machines are pretty smart and can do this kind of simple task with ease.

In order to make any changes in the area of the program concerned with the COMMA input, some room was needed to fit in a subroutine to automatically insert a CR/LF after a comma was typed.

Initially, I thought I could free enough space by moving the SYNTAX error routine from address XXCA through XXdl to the now free area at address XX2B through XX33. Although this did not give me enough room for my subroutine, I proceeded with the relocation of the error routine as it gave me the opportunity to consolidate the present two routines (XXCA to XXDl and XYFS to XYFE) into one. Also, by placing the routine immediately ahead of the START routine, the ERROR routine would naturally fall through to the START routine. These changes are:

Address	XX2B	F89CA3	TYPE	routine	pointer
	XX2E	D30D	TYPE	CR	_
	XX30	D30A	TYPE	LF	
	XX32	D 33F	TYPE	?	

Several branch instructions must also be changed as follows:

Address XX59 from 3ACA to 3A2B XX63 from 3ACA to 3A2B XX75 from 3ACA to 3A2B XXAF from 3BCA to 3B2B XXD9 from 3ACA to 3A2B XXEO from 3ACA to 3A2B

Now, to automatically insert the CR/LF after a comma in the Write to memory routine, I inserted a new subroutine at XX16 as follows:

Address XX16 F89CA3 TYPE routine pointer

D30D TYPE CR D30A TYPE LF

F83BA3 Set subroutine pointer to READ AH

F8ABA5 Set main PC for return

D5 Return

Address XXBD should be changed to 3216. The program will now branch to the new subroutine on input of a comma, do a CR/LF and return to address XXAB, ready for more input.

This completes my present modifications to UT4. A future change will be the insertion of a counter into the Write to memory routine to automatically perform a CR/LF after every 16 bytes of input and completely eliminate the COMMA routine. Right now, I am busy using UT4 to help in implementing a Serial I/O interface for "The Monitor" presented by Steve Nies in a past IPSO FACTO. (Note to Steve - by all means, keep us advised of your changes to your monitor.)

Finally, I must express my feelings about Netronic's Full Basic and Quest's Super Basic.

Although I run Tiny Basic, Full Basic, and Super Basic, I find that Super Basic, in spite of its length, offers so much more versatility that Tiny and Full are virtually unused. The availability of the two dimension arrays in Super is a prime requisite for me.

Also, perhaps it is ignorance on my part, but I find the steps necessary to perform a very complex equation in RPN is a painful and time consuming task. Although I leave the Math Board in my ELF II permanently (I use the empty 16 pin socket locations for termination points for the interconnecting cables to my backplane.), it is very seldom used. In fact, if it did not offer 8K of Eprom sockets, I would leave it out altogether.

With regard to the LOAD problem with Full Basic, I have installed a switch on my Giant Board which allows me to jumper bypass the mods required by the Math Board (Full Basic will run without the mods if no

math function is required.) For normal use of the Giant Board CASSETTE LOAD or Full Basic "LOAD", I close the switch. If I am RUNning Full Basic, the switch is opened.

The switch is a simple SPST slide switch Super-Glued to the top left corner of my Giant Board. I drilled a small hole in the plastic cover to accomodate a push/pull wire (bent paperclip). The switch reconnects the cut foil trace to restore the Giant Board to its original configuration. When the switch is opened, the Math Board modifications take effect.

Postscript

After writing this, I decided to change the SEMI-COLON input in the same manner as the COMMA input. This was easily accomplished by adding the following to the previous changes:

Address XXC3 F89CA3 Type Routine Pointer
D30D Type CR
D30A Type LF
F83BA3 Set Subroutine Pointer to READAH
F85BA5 Set Main PC for Return
D5 Return
C4 NOP

This change is not listed in the summary.

CONTINUED FROM PAGE 2

HARDWARE

COORDINATOR: Anthony Tekatch

RR 1

Caistor Centre, Ont., LOR 1EO

416-957-7556

HARDWARE

PRODUCTION

AND SALES: Fred Pluthero

1013 Upper Wellington St.,

Hamilton, Ont., L9A 3S4

416-389-4070

PUBLISHING

COMMITEE:

Dennis Mildon

44 Wildewood Ave.,

Hamilton, Ont., L8T 1X3

416-385-0798

John Hanson

955 Harvey Place,

Burlington, Ont., L7T 3E9

416-637-1076

SUMMARY OF UT4 CHANGES

ADDRESS	NEW DATA	(XX High Order Address)
XX00 04 07 08 09 0B 0D 10 11	F8XXB3B5 F808A5 D5 E5 7155 6101 F8FEA3 D3 F824BE 3034	Relocate "Start" routine - See Dave Taylor letter, Ipso Facto #17, Page 42
XX16 19 1B 1D 20 23	F89CA3 D30D D30A F83BA3 F8ABA5 D5	Comma/CR/LF Subroutine
XX2B 2E 30 32	F89CA3 D30D D30A D33F	Syntax Error Routine
XX34 37 39 3B 3E 40	F89CA3 D30D D30A F89CA3 D33E D320	Initialize Routine
XX4A 52	FB52 FB13	Change of Command Symbols (\$ now R, : now W, ? now D)
xx4c 56	32DB 305B	New Branches to Eliminate need of "P" and "M"
XXBD	3216	Branch to Comma Subroutine
XX59 63 75 AF D9 E0	3A2B 3A2B 3A2B 3B2B 3A2B 3A2B	New Syntax Error Branches
хх99 В9	3234 3234	New Restart Branches

ANOTHER STEPPER

After reading the article by Mr. Airhart in issue #9, I decided to submit the enclosed circuit, which I have been using for quite seme time.

IC1, a 555 timer chip, is wired to run as an astable escillator. Speed variation is accomplished with R2, which is a trammerian erder to save space.


My computer, a Quest Super Elf, already has prevision for stepping through memory when the computer is in LOAD, by repeatedly pushing the Input button. Therefore I simply connected the output of this circuit to the input switch. This and the variable resister for speed are the main differences between my design and that of Mr. Airhart.

To use the circuit on a Super Elf, press Reset, Lead, Memory Protect, and the flip the teggle switch. When the desired location approaches, flip the teggle switch again. Then press the Input switch manually to reach the dwadt location. To alter memory, step to the location before that which is to be changed, press the Wait button, and preced to load data normally.

Some Super Elfs may require a buffer on the outsut of the circuit. I doubt if the devise could be used at all by anyone with a TEC unit, but these who ewn the Super Elf will find it an indespensible device.

REFERENCES:

- 1. Super Elf Users Manual
- 2. Radie Shack 555 data sheet



PARTS LIST

IC1	555 timer chip
C1	.2 mfd
C2	.1 mfd
R1	5K
R2	500K trimmer
S1	SPST toggle

Richard N. Thornton 1403 Mormac Road Richmond, Va. 23229


AUDIBLE CONTINUITY TESTER


This device can be used to test continuity, and provide some indication of the amount of resistance in a circuit. In operation, the probes are touched to the points to be tested. If the circuit is open, the speaker is silent. If there is continuity, even at high resistance (10 megohms or more), a tone will be heard. The tone decreases in frequency as resistance between the probe tips increases. A noticeable decrease in frequency can be noted at resistances as low as 1,000 ohms.

As drawn below, the audible tone is about 5kHz with the probes shorted. If a lower frequency is desired, incamps the value of R1, or play with the values of C and R2. To increase the volume, reduce the value of R4, or increase the value of C2 and reduce R3. I use a 9 V transistor radio battery, but the circuit works well at 5 V. With probes disconnected, power supply drain is not measurable with a 0-50 mA meter. With probes shorted, the current is about 20 mA.

The circuit is essentially that shown in National Semiconductor's "CMOS DATA BOOK" from AN-118 "CMOS Oscillators", where the frequency is given as

Observations: The probes appear to be open (no tone) when connected across a diode, or a capacitor of less than about .04 uF. Capacitors greater than .04 uF produce a tone similar to a short circuit. With the probes connected to the input to my oscilloscope, I see a differentiated square wave with about 30-35 V peak-to-peak. When the 'scope input is DC, the pulses are continuous. When the 'scope input is switched to ac, the pulse train dies out in about 15 seconds, but repeats if the meter leads are reversed. I don't understand these things, just report them. Perhaps someone more knowledgeable can supply some insight. The high voltage pulses might damage sensitive devices, but don't seem to harm the 4001 IC in the circuit.





GAMES 1802s PLAY!

P. Thyssen, Julianastead 39, 5951CH Belfeld, Netherlands (Limburg)

The following are several games I have just written. The Orthogame is the first I have ever written in Assembler so be careful with it! Till yet, I am just writing games for fun. I've also a lot of Tiny Basic programs but most of them have a Dutch text. The nicest ones are:

- + a word guessing game (2K RAM like WORD in David Ahl's 101 BASIC programs
- + Coldik. Escape from a war prisoner's camp. This one I wrote after analyzing the Quest game (The first is in Dutch but the second has the same text as in Byte, July 1979). A problem is that I have them only on tape. They require at least 4-5K RAM without Tiny Basic.

Maybe someone can rewrite the Dutch games. If someone sends me one or both items below, I'll send him my games on cassette tape. I'll pay also for the copy cost by sending a post check:

- (1) The RCA CHIP-8 language and copy of programs and user manual. I've tried to get it in Holland and wrote RCA (USA) but never heard anything.
- (2) The PILOT 2K language (also terminal and tape routines) and copy of user manual for my ELF II and video display (Netronics).

RUSSIAN ROULETTE:

```
00
     90 B1 B2 B3 B8
 05
     B9 BF
 07
     F8 2F A3
 OA
     F8 C7 A2
 OD.
     F8 13 A1
 10
     D3
 11
     72
 12
     70
 13
     22 78
 15
     22 52
     C4 C4 C4
 17
                                    DMA transfer TV
 1 A
     F8 00 B0
 1 D
     F8 00 A0
 20
     80 E2
 22
     E2 20 A0
 25
     E2 20 A0
 28
     E2 20 A0
 2B
     3C 20
 2D
     30 11
 2F
     E2 69
                               MAIN;
 31
34
     F8 80 AF
9F B4
                               (SUBF)
                               M(C3): COUNTER
36
39
    F8 C3 A4
                              M(C4): RND NUMBER
    F8 01 54
3C
     F8 50 B6
                                   TIME
3F
     26
                                        DELAY
40
     96
41
     3A 3F
43
     E4 64
                              DISPLAY NUMBER ON LEDS
45
     9F DF
                              ??
    3F 47
47
    37 49
49
4B
    F8 01 DF
4E
    04
4F
    FE FE
51
    F4
                              Rn = Rn-1 * 5 + 1 'till input key = 1
52
    FC 01
54
55
    54
    37 59
30 4E
57
59
    FF D6
                            > 216 HIT!!!
5B
    33 67
5D
    24
    04 FC 01 54
5E
                             COUNTER + 1
62
    F8 02 DF
                             Kh K!
65
    30 3C
                             AGAIN
67 F8 03 DF
                             DANGII
```

```
6A
         F8 DB A8
    6D
         F8 80 58
                                   : BULLET
    70
         08 F6 58
    73
         32 31
                                  AGAIN
    75
         F8 OF B6
                                  -1
    78
         26
                                   TIME
    79
         96
                                           DELAY
    7A
         3A 78
    7C
         30 70
    7E
         00
    7F
        D3
    80
        FE
                                  SUBF:
    81
        FC 9B A8
    84
        F8 D4 A9
    87
        08 59
                                      CONVERSION TO
    89
        18 19
    8B
        08 59
                                        TV-DISPLAY
        88 FC 07 A8
    8D
    91
        89 FC 07 A9
   95
        FB FC
   97
        3A 87
   99
        30 7F
   9B
        EO EO AE EO A8 8A 77 77
   A 3
        20 20 CA AO C8 OC 55 55
        40 40 8E EO 88 88 77
   AB
                               57
   B3
        00 00 CC CO C8 8C 45 51
        40 40 AA A5 AE 8A 45 57
   BB
   D2
        80
   DA
        7F
   E2
        70
                                      PISTOL
   EA
        CO
   F2
       CO
KALEIDOSCOPE:
00
     90 B3
02
    F8 83 AF
                               (SUBF) - :
05
    F8 6D AE
                               (SUBE)
    F8 2D A3
08
                               (MAIN)
0B
    F8 6B A2
                               (STACK)
0E
    F8 14 A1
                               (CNTT)
11
    D 3
    72
12
                                           DMA TRANSFER
13
    70
14
    22 78
                                           FOR TV
16
    22 52
18
    C4 C4 C4
1B
    93 BO AO
1E
    80 E2
20
    E2 20 A0
23
    E2 20 A0
26
    E2 20 A0
29
```

3C 1E

30 12

E2 69

2B

2D

```
2F
       E9
       F8 10 A6
   30
  33
34
       00
                                     TIME DELAY
       26
  35
       86
  36
       3A 33
  38
       37 38
                                  STOP!
  3A
      F8 67 A9
  3D
       14
  3E
       84
                                  COMPUTE: Y-X: AA
  3F
       3A 42
                                            X-5: AB
  41
      DE
                                            Y-Y: AC
  42
      DE
                                            Y-5: AD
  43
45
      AA A5
      8D AB
  47
      19
  48
      DE AC
  4A
       DF 8D DF
      8B A5 8C DF 8D DF
  4D
  53
      8C A5 8A DF 8B DF
  59
      8D A5 8A DF 8B DF
  5F
      30 30
                                 BACK
      00 00 00 00 00 00
  61
  67
      RND1
                               random seed value (1 byte)
 68
      RND2
                               random seed value (1 byte)
 69
      00 00 00
                                 (STACK)
 6C
      D3
 6D
      09
 6E
      FE FE
 70
      F4
 71
      FC 01
 73
      59
 74
     A 6
 75
     FF 05
                               Rn MOD 5
 77
      33 74
 79
     A D
                                ad \langle = \rangle x-5
 7 A
     86 FD 04
                                D \iff y-x
 7 D
     30 6C
 7F
     86
 80
    F 3
     59
 81
82
     D3
83
     FC 08 A7
                               LOOK AT GIVEN BIT BY R7 AND R9
     FE FE FE
86
                               IF BIT EQUALS ZERO MAKE 1
88
    FC D2 A9
                               IF BIT EQUALS 1 MAKE ZERO
8D
     87
8E
     A8
8F
     19
90
     88
91
    FF 08
93
    33 8E
95
97
    F8 80
    A 6
98
    88
99
    32 7F
                               RETURN
9B
    28
9C
    86 F6
9E
```

30 97

Flip/Flop.

The object of this game is to change a row of eight X's (XXXXXXXX) to a row of eight O's (00000000). By typing the desired rownumber plus Input-key you can change an X to O (or reverse), but it will also change another position too. Can you figure out a minimum strategy?

User remarks:

1) Set/reset RUN and the Q-led goes on. Tip the Input-key and the line of X's will appear on the bottom of the TVscreen.

2) To reset the line to all X's (same game!) type ≠00. To start a new game (new set flip/flops) type a value greater than ≠08 plus twice the Input-key.

3) The hexadecimal Led's will display the number of guesses.

4) When you've got all O's the Q-led goes on. The program will now reset like typing ≠00.

5) If there is no solution(?) use twice the same number. The second time you'll get another flip/flop.

The secret of this program lies in the "nasty" property of pseudorandomgenerators, that they always need a starting value. Each starting value correspond to one set of flip/flops, so totally you'll have about 256 play variants. For more change the randomgeneratorroutine.

Much XOXXOOXO.

Literature: David Ahl, Basic Computer Games. 1978, page 63

ITEMS FOR SALE:

1802 Full Basic level III board and tape. Netronics ASCII vidio board, video monitor, Home made ASCII key board, and power supply. Are all in one cabinet, with matching table. All for \$250

Tom Pollard Groton St. Dunstable, Mass. U.S.A. 01827 (617) (649-6641)

```
8A 54
                                                  :compute other
00
    90 B1 B2 B3
                                        DF
04
    B4 B5 BB BC
                                                   flip/flop
                                   78
                                        27
80
    BD BE BF
                                   79
7A
                                        87
                 (sub₽)
OB
     F8 AD AF
                                        3A
ΟĒ
    778
       B8 AE
                                            77
                 (subE)
                                   7C
                                        04
    T8 36 A3
11
                 (main)
                                   ŻD
    F8 AB A2
                                        A7
                                                  :mod9
14
                 (stack)
                                   ŻE
                                        87
17
    F8 1D A1
                 (intrpt)
                                   7F
                                        PF 09
1A
    D3
                                        33 7D
E5
87
    72 70 22 78 22 52
                                   81
1B
1D
                                   83
                                   34
1 F
                                   85
                                        32 6E
21
    C4 C4 C4
                                        F3
                                   87
24
     9F BO AO
27
    80
                                   88
                                        32
        E2
                                            6E
                                        87 DE
2ġ
2d
    E2 20 A0
                                   88
                                   8C
                                        05 A8
    E2 20 A0
                                   8E
                                        25
2F
    E2 20 A0
32
                                        05
                                   8F
     3C 27
34
                                   90
                                        FC 01 55: counter+1
     30 1B
36
38
                                   93
    E2 69
                                        F8 E8 AB: test for
                                   96
                                                    all O's
                                        OB
     F8 A5 A4
                 (RND)
                                   97
3B
     7B
                                        FB 1C
                                   99
                                        3A 59
3C
     DF
3D
                                   9B
                                        1B
     3F 3C
3P
                                   9C
                                        8B
     AA
               :starter
                                   9D
40
     7A
                                        FF FO
41
                                   9I
                                        3B 96
     F8 A6 A5:counter
                                                  :if yes
                                        7B
44
                                   A1
     9T 55 A6 A8
                                                   Q on
48
                                   A2
                                        30 59
     86
49
     FC E8 AB: load row
                                   A5
                                        RND
4C
     F8 10 5B
                 of X's
                                   A6
                                        counter
4F
     16
                                   AB
                                        stack
50
     86 DE
                                   AC
                                        D3
5235555B
                                        E4 04
     86
                                   AD
                                                 : subroutine
     FF 08
                                   AF
                                        FE FE
                                                   pseudorandom
     3B 48
                                   B1
                                        F4
                                                   Rn=Rn-1x5+1
     37 57
E5 64
                                   B2
                                        FC 01
                                        54
30 AC
                                   B4
                                   B5
     3F 5B
5D
5F
     37
31
        5D
                                    B7
                                        D3
         40
                                   B8
                                        FC E7 AB: subroutine X→ O
               :reset Q on
61
     6C
                                        FC 08 AC
                                   BB
                                                                  0→ X
     32 40
                                        FC O8 AD
62
                                   BE
               :reset same
64
     FF 09
                                   C1
                                        OB
                game
     33 3B
05 DE
                                   C2
66
               :reset new
                                        FB 1C
68
                flip/flops
                                   C4
                                        3A CF
6A
     88 F3
                                   C6
                                        F8 14 5B 5D :load X
    3A 72
88 FE A8
6C
                                        F8 08
                                   CA
                                               5C
6E
                                   CD
                                        30 B7
71
72
                                        F8 1C 5B 5D :load 0
     C8
                                   CF
     05 A8
                                        F8 14 50
                                   D3
74
     A7
                                        30 B7
                                   D6
                                   remain zero
```

--ORTHO--

The game was originally invented by the mathematician Stanislaw Ulam. On may points there is correspondence with the Game of Life, but while Life simulates the complex world of living organism, imitates Ortho growth. In nature we find frequently that this happens through symmetrical ground patterns. (like crystals) The subject of this game is an orthogonal symmetry.

Definition: - You play on a grid of squares or cells(chessboard).

- A cell has finite states of appearence(bl/wh.colors)

- In the beginning of the game you can occupy

cells or not.

- Any further course is fully determined through a defined set of playing rules. Ortho: In the next generation is always that cell occupied, which has perpendicular only one neighbour. All cells of generation n dies, when generation n+i appears. So, there are always i generations visible.

There is chosen for a 15x15 matrix, but theoretical there will be a continued growth on an infinite grid. An advantage of Ortho as caleidoscope are the many starting possibillities, but the nicest results you will get with symmetrical patterns. In the figure you see the development of one point for i=2. Each generation could be represented by a color, but if you have only black/white TV?

The program is written in Assembler and will run on a ELFII, 1K RAM and 1861 TV-chip.

Some suggestions: In M(OOB9) the value $\neq 03$ is similar to i=1. $\neq 04$ to i=2, \neq with i=3 etc.

In M(OOA2) you could change the condition "one neighbour".

User descriptions: If you set/reset RUN the Q-Led goes on. Put in the desired coordinates (Y,X from $0..E. \neq 23$ is Y=2 and X=3) followed by the Input-key, and the cell will appear on the TV-screen. If there was already a cell on that place it will disappear, so errors could be corrected. The hexadecimal Led's will display your inputvalue. You can go on until the value is greater than #EE. Then the game will start and the computed patterns will appear on the screen. If you want a new game set/reset RUN and....

figure: Development of One point for i=?.

PAGE: 22

SYMBOL TABLE.

0000 DMA 0001 INT	OOOO START OO1C RETURN	OOBF LOOPS OOD7 STACK
0002 SPR 0003 MPC	001E INTRPT 002B REFRSH	OODS GNRTIE OODS RETMPC
0004 MEM 0005 GNE 0006 VRX	0046 MAIN 0050 LOOP 005D INPUT	OODA COMPTE O100 TERUG O107 QUIT
0006 VRX 0007 VRY 0008 CNT	0072 BEGIN 0079 LOOP1	O1OD RTNMPC O1OE PLOT
OOOS CNI OOO9 TMP OOOA RGT	008A OUT1 0090 OUT2	0112 MOD16 011D MOD4
OOOC TVS OOOD CEL	0098 OUT3 00AO OUT4	0126 SHIFT 0200 TVSCRN
OOOE CPE OOOF PLT	OOA7 BACK OOB5 CYCLUS	0300 MEMORY

OBJECT LIST.

0000	INT=1 SPC=2 MPC=3		IJSSI ELD ERLAI STERS point rrupt k poi	EN NDS S ter t	000E 000F 0011 0012 0014 0015 0017 0018 001A 001B	F8D7 A2 F846 A3 F8D8 A5 F8DA AE D3	PL LD PL LD PL LD PL SE		Ð
		data		a acuntan			RETURN: LD: INTRPT: DE		
		coun		n. counter		2252		SPR; STR	SPR
		coun			0022	C4	NO		~
				neighbours	0023		NO		
		work			0024		NO		
		work		ster		F802	LD:	A.1(TVS	CRN)
		2TV-a			0027			DMA	
				cell		F800		A.O(TVS	CRN)
		lesub			002A) DMA	
	PLT=15	s.sub	"plo	t"	002B	80E2	REFRSH: GLO		
0000		• •				E220		SPR; DEC	DMA
0000		ORG Ø			002F			DMA.	
0000	0077	init:				E220		SPR; DEC	DMA
	90B1	START:		DMA; PHI INT	0032			DMA.	
	B2B3			SPR; PHI MPC		E220		SPR; DEC	DMA
0004				GNE; PHI CPE	0035			DMA	TODA A
8000	F801		PHI	A.1(PLOT)		E220		SPR; DEC	DMA
					0038) DMA	TORK
0009 000B	F80E			A.O(PLOT) PLT		E220		SPR; DEC	IJМ
COOD	13/15		I IIV	T 1/1 T	003B 003C) DMA	A NACT
					0050	المحادد	DI:	SPR; DEC	DMA

003E A0	PL	O DMA		0095	17		INC	VRY	
003F E220	ST	X SPR:DEC	DMA	0096	DE27			CPE; DEC	VRY
0041 A0	PT.	X SPR; DEC O DMA		0098	86	OUTT3:		VRX	
0042 3C 2B	RN	1 REFRSH		0099	AOH'H		SMI		
0044 301C		BEALIEN		0098	3340			OUT4	
			maan	OCAD	16			VRX	
0046 F260 M	CTEST. III	emory+tvsc	\ \T.0011	0020	カロンと				Trov
0046 E269 M 0048 F803 004A B4	IAIN: SE	X SPR; INP	1	0095	שבעע	OTTM		CPE; DEC	VKX
0048 F805	7.17	I A.T (MEMC	JKY)	OOAO	00	OUT4:		CNT	
0048 F803 004A B4 004B F802 004D BC	PH	I MEM	****	OOAT	F.ROJ			≠ 01	
004B F802	LD	I A.1(TVSC	KN)	OOA	2AA'/			BACK	-
OO4D BC	PH	I MEM I A.1(TVSC I TVS		00A5	055D		TDN	GNE; STR	CET
004E 92A4	GH	I SPR;PLO	MEM	OOA7	76	BACK:	INC	VRX	
0050 AC L	OOP: PI	OTVS		8A00	00		IDL		
0051 9254	GH	I SPR;STR	MEM	00A9	86		GLO	$\mathbf{V}\mathbf{R}\mathbf{X}$	
0053 5C	ST	R TVS		AAOO	FFOF		SMI		
0051 9254 0053 50 0054 14	IN	C MEM		OOAC	3B7B		\mathtt{BL}	LOOP1+2	
0077 04	GJ.	O MEM		OOAE	17		INC	VRY	
0056 3A50	BN	Z LOOP		OOAF	87		GLO	VRY	
0058 F803	$\mathbf{L} \mathbf{D}$	I SPR;PLO O TVS I SPR;STR TVS C MEM O MEM Z LOOP I A.1 (MEMO	DR Y)	00B0	FFOF		SMI	15	
0055 84 0056 3A50 0058 F803 005A B4BD	PH	I MEM PHI	CEĹ	00B2	3B79		${ m BL}$		
005C .	.input d	ata		00B4	- , -	next	gene	eration?	
005C 7B	SE	Q		00B4	05		LDN		
005D 3F5D T	NPUT: BN	4 x		00B5	FĆ01	CYCLUS:	ADI	<i>4</i> 01	
005F 375F	B4	×		00B7	55		STR	GNE	
0061 E2	EF.	X SPR		0088	म्भ04		SMT	≠ 04	
0062 6044	TN	P 4.PTO ME	ואוה	OOBA	33B5		BPZ	CYCLUS	
0064 6455	OI1	T 4. DEC ST	gc	OORC		.nlot	gene	retiona	
0066 मम्म	SM	T ZPF		OOBC	¹ .7∆	••рто	BEO	TOUTOIR	
0000 7777	יום דים	T PUL 7 DTATM		OCTO:	Q2AJI		CHI	GNE ≠04 CYCLUS erations SPR;PLO	MEM
0056 3A50 0058 F803 005A B4BD 005C 7B 005D 3F5D I 005F 375F 0061 E2 0062 6CA4 0064 6422 0066 FFEF 0068 3372 006A E4 006B F801 006D F754	13.E	ZI OJOGILIV Mr.Durgaliv		ARDO TELE	かないろ	LOOP2:	ADT	403	PILEPI
006A E4 006B F801 006D F754	D.C.	I ≠01 I ≠01 I;STR MEM P PLT INPUT New gener I ≠02 R GNE		00001	1002	1001 2.	PLO	MAC	
0000 2001	ZIM:	T FOI		0001	TE.		SEX		
על עטטט דעסטט	ON ON	MTCE CE		0002	いし		VITAL L		
0001 NI	ת מינה מינה	T TIT		0000	TO Z		LDN	PHEP	
0068 F801 006D F754 006F DF 0070 3050 0072	na.	INFUT	nation	0004	7 A CO		XOR	Ji .	
0072	OJUDUUOO.	T (V)	.acron	0000	DAUY			x +4	NATONA
0072 F802 B	OTT : NITEDIA	T FUZ		0007	0250			SPR; STR	
~~ //				/	,-,-			SPR;STR	TAP
0075 3775	B4	· X	*************************************	OOCB			SEP		
0077 92A7	GET COTO	I SPR;PLO SPR;PLO	AUT	0000			INC		
0079 92A6 L			VIX				GLO		
007B 7B	SE		CHIT		3ABF			LOOP2) OTT \
OO7C DEAD		P CPE;PLO	CEL	OODO				A.1(MEMC	JRY)
007E OD		N CEL		00D2			PHI		
007F 3AA7		Z BACK		00D3	3075		BR	BEGIN+3	
0081 7A	RE			00D5		• •	_		
0082 92A8		I SPR;PLO	CNT	00D5		ORG x+2			
0084 87		O VRY		00D7		STACK:,	0_		
0085 328A		OUT1		8d00	00	GNRTIE:			
0087 27		C VRY		00D9				testrouti	ne
0088 DE17	SE	P CPE; INC	VRY	00D9	D3	RETMPC:			
	OUT1: GI	O VRX		OODA	E2	COMPTE:	SEX	SPR	
008B 3 290	B2			OODB	87		GLO		
008D 26		C VRX		OODC	FEFE		SHL	SHL	
008E DE16		EP CPE; INC	VRX	OODE	FEFE FEFE		SHL	SHL	
	OUT2: GI	O VRY		OOEO	52		STR	SPR	
0091 FF0E		I 14 _		00E1			GLO	VRX	
0093 3398	BE	Z OUT3		00E2	F4		ADD		

```
PLO MEM
OOE3 A4
00E4 31D9
                 BO RETMINO
00E6 E5
                 BEX GNE
                 LDN MEM
00E7 04
0088 32D9
                 BZ
                      RETMPC
OOEA F3
                 XOR
00EB 32D9
                 BZ RETMPC
00ED 18
                 INC CNT
00EE 30D9
                 BR RETMPC
          PAGE
OOFO
0100
          ..plotroutine
0100 EC
          TERUG: SEX TVS
0101 3907
                 BNQ QUIT
                 GLO RGT
0103 8A
0104 F3
                 XOR
0105 300C
                 BR RTNMPC-1
0107 04 QUIT:
                 LDN MEM
0108 320D
                 BZ RINMPC
A8 A010
                 GLO RGT
010B F4
                 ADD
010C 5C
                 STR TVS
010D D3
          TRNMPC:SEP MPC
                 LDI ≠F9
010E F8F9 PLOT:
                 PLO TVS
0110 AC
0111 84
                 GLO MEM
0112 A9
          MOD16: PLO TMP
0113 80
                 GLO TVS
0114 FC08
                 ADI 8
0116 AC
                 PLO TVS
0117 89
                 GLO TMI
0118 FF10
                 SMI 16
0111 3312
                 BPZ MOD16
0110 89
                 GLO TMP
                 PLO TMP
011D A9
          MOD4:
011E 1C
                 INC TVS
011F 89
                 GLO TMP
                 SMI 4
0120 FF04
0122 3310
                 BPZ MOD4
0124 F8C0
                 LDI ≠CO
0126 AA
          SHIFT: PLO RGT
0127 89
                 GIO TMP
0128 3200
                 BZ TERUG
012A 29
                 DEC TMP
012B 8A
                 GTO RGT
012C F6F6
                 SHR; SHR
012E 3026
                 BR SHIFT
0130
          PAGE
0200
          TVSCRN: ,O
0201
          PAGE
0300
          MEMORY: . O
0301
          END
```

A Hardware Bug in the 1802

>

G. Pick
Box 1023,
Botwood, Nfld.

If your system uses interrupts and you are also outputting data using R2 as your X register, you may find the data at M(R(X)) destroyed under certain circumstances.

The following section of a telemetry program brought this problem to my attention.

00	Bsel	DB	Call hex keybd inp. sub.
01		32	B2 exit exit this function
02		[]	if input = '00'
03		FD	SDI
04		02	02 Do not accept input over 02
05		3B	BNF
06		[ÕO]	Bsel
07	Alarm	63	Out 3 Output bank select data
08		22	
09		22	Dec. R2 Point R2 to clear area
OA		6B	Input 3 Input alarm data
OB		64	Output alarm data to display
OC		22	Dec R2
OD		F8 00	LDI 00
OF		52	Str R2 - output 00 to reset alarms
10		63	Out 3
11		37	B4 - Br. to input rtn. if 'input' on
12		[00]	Bsel
13		30	
14		[07]	Br to Alarm - Output bank select again

The X register for this program was R2, and while it was running, an interrupt-driven real-time clock was also running, at 60 interrupts/second. When the hex keyboard data was entered the correct output data would be displayed for a fraction of a second and then would change to 00. A scope showed that output port 63 data was changing from X1 or X2 to X3 for no apparent reason. (63 is only a 4 bit output, so X means not significant).

After some chip replacement and thought, the reason was found, and was not a failure or direct program error.

In the 1802, an interrupt can occur between any 2 instructions, and output instructions are self incrementing. Therefore, if an interrupt occurs directly after an output instruction, as at address 07, the stack pointer (R2) now points 1 byte above the output data. The interrupt then decrements the stack pointer and stores T (the interrupted program's X and PC values, 23 in this case) in the stack position occupied by the (now deceased) output data. On the next trip around the loop, the output will be 23 and the program is shot.

Once known about, you can program around this bug, but I have not yet seen any warnings or information on this from RCA, who surely must know about it.

(Additional material on the subject of interrupt processing was presented in issue #4, p. 28, and #5, p. 44 - Editor)

FEELING POWERLESS ???

For sale, one power supply with the following specifications:

- + 600 v @ 1/4 amp military supply
- + 150 v bias supply
- + 5 and 6 v AC filament supply

This supply uses oil filled transformers and is loaded with all sorts of impressive front panel switches, dials, meters and etc. Asking \$40 or best offer.

Contact: L. Dunlop,
Apt. 1501,
36 Torrance St.,
Burlington, Ont., Canada.
L7R 2R9

>

>

TO "VIP" AN ELF

Dave Taylor, 2114 Comm Sq., Box 5718, APO San Francisco, Calif. USA 96519

I performed minor surgery on my ELF II in the summer of last year in order to adapt it to the VIP format. Basically I readdressed the operating system so that it would fit into the first 4K of my RAM, then interfaced a Hex keyboard to one of my free bus connectors. This arrangement was recently modified to utilize the output port on Giant Board in order to open up the bus position. The keyboard I constructed was designed along the same lines as the RCA keyboard shown in the VIP users manual. I have enclosed a listing of the address changes I made and a drawing of the keyboard interface. I have also utilized the Chip 8 program written by Paul Meows, but I found it to be too slow when running programs which required a fast keyboard response (such as "Lunar Lander" in the VP-710 manual).

The key assignments for game #11 (VIP Card Match Game) are located at addresses 0375 through 0384 (Hex) at the end of the program listing. Just by looking at RCA's listing compared to the shuffling I did to match my keyboard arrangement, I can see no logical arrangement (but I know that it's there somewhere). My recommendation would be to start shoving in new values between 00 and 0F in those address locations and see what popped up on the screen. This method may seem unprofessional, but it is quick and easy.

Concerning one other thing in the VIP users manual, I found that the tape LED wired across the tape in the line, to be one of the most useful additions I have made to my ELF II when loading tapes which may contain several programs.

VIP Operating system changes:

address

8001 change to new first page of relocated program

8056 change to address of second page of relocated system

800A change to the output port instruction for port used (67 on Giant Board)

819C change to the output port instruction for port used (67 on Giant Board)

NOTE: Do not use the highest two pages of RAM when relocating this program as the highest page will be written over when the system is called, and the second highest page will be written over when the Chip 8 bumps the stack down one page.

Following entry of the relocated system, it can be accessed by entering a long branch (CO xx OO where xx is the high address of the first page of the system) using the ELF keyboard. Then hold the "C" key down on the VIP keyboard when flipping the RUN switch up. After entering the system, utilized the system instructions in the VIP users manual to key in or examine programs.

VIP Chip 8 Changes


address

000A change to second page address of the relocated system

010B change to second page adsress of the relocated system

O19A change to the output port instrcution for the port used (67 on Giant Board)

After loading a program witten in Chip 8 in pages 0200 to wherever, flip the RUN switch down and reload 9B B1 FF into the first 3 bytes of RAM. When the RUN switch is flipped up again, the VIP game should be running. For some reason, my ELF refused to run programs properly when I used the 91 BB FF in the users manual for the first 3 bytes. If a Chip 8 program is loaded on tape and then reloaded to the computer at a later date, the Operating System MUST be called up first to initialize the registers prior to running the Chip 8 program.



^{*} Since +5v, GND and EF3 do not appear on A 15, they must be jumper from other locations on the Giant Board to unused pins on A 15.

SOME BASIC BUGS

Tom Pollard Groton St. Dunstable, Mass. U.S.A. 01827

I have found some bugs in the netronics full basic.

1. Let command.
Let (variable)=(expression)

Try

10 E=4

20 B=5 30 A=E

40 Print A#B+

50 END

A=the letter E not the variable E. Now change line 30 to :: 30 A=E#

2. INT command
The problem is that when a negative Whole number is INT.
The negative sine is lost.

Try, 10 A=4.00009-20 INT A 30 PR A 40 INT A 50 PR A 60 END

Now add line 35 35 If A < O Let A=A#.0000001-Note only use up to 6 zeros

3. FOR/NEXT command
When the NEXT is encountered the program must scan from the beginning to the next command. Not from the NEXT command to the beginning.

Try, 10 FOR A= 1 TO 3

20 PR "LOOP 1"

30 NEXT A

40 FOR A= 1 TO 3

50 PR "LOOP 2"

60 NEXT A

70 END

40 FOR B=1 TO 3 60 NEXT B

The only way to stop this is to use a different variable for line 40 and line 60

Maybe some one with a disassembled basic program could help the basic bugs.

Now for the HARD WARE.
In RADIO ELECTRONICS DEC 1978 a math board very close to netronics was shown. The clock for the math chip ran at 400KHZ. With a scope I found out that my clock ran at 200KHZ. So I ran this PRogram;

10 For A= 1 TO 1000

20 NEXT A

30 PR "END"

LO END

It took 6min. 44sec. So to get the oscilater up to 400KHZ. I changed Cl from 100pf to a 47pf. Now the program ran in 4min. 22sec.

Now with out a data sheet I kept on going untill I got a math error. When I did a math operation. So I went back to A 18pf cap. With a clock of 833KHZ. the time is now 3min. 10sec.

To see if your clock is running slow try the program. It should be about umin. 22sec. If not get a hold of a scope and a junk box of caps.

MINI - RCABUG (Baudot Style)

Eric Chong Noord Cura Cabai 49I Box 151 - San Nicolas ARUBA (Neth. Antilles)

After having read two fine articles on the UT-4 (Mike Franklin and Dave Taylor) serial monitor I worked them out and have ever since enjoyed the Tiny Pilot and Text Editor from Kilobaud.

Being a radio-amateur and still in the proud possession of an old Model-15 Teletype Printer (60 wpm) I would like to get my hands on a hex dump program in UT-4 style listing. With an awful slow printer a listing as UT-4 is the only way to speed up the dump a little. So by combining two excellent articles (#I.F.10 RCABUG by Tom Crawford and I.F.6 Baudot Teletype by Brian Millier) and some small changes I brewed a mini-monitor with memory change and hex dump possibilities. I left the Cload and Cwrite subroutines out as the main purpose is machine dump listings.

The memory change routines are the same as RCABUG. The printed Dump routine has been modified to get a UT-4 style listing like:

Loc. Data

0000 xxxx yyyy zzzz iiii aaaa bbbb cccc dddd

Also after each page an extra blank line is entered to seperate the

pages from each other. If you wish this can be changed:

1 page 2ebc FF, ½ page 2EBC 7F, ½ page 2EBC 3F.

The GETHDR subroutine has been changed to first ask for the location and then how many bytes. This to keep up the tradition of UT-4.

Rest me only to thank Tom Crawford and Brian Millier for their wonderful ideas.

```
Memory map: Mini - Rcabug.
2E00 - 2E2D
                                 2E2E - 2E44
                                                .. Call
              ..Init.
                                                .. BRKCHK
                                 2E61 - 2E67
2E45 - 2E59
              ..Return
              PRTADR REQADR
                                 2E75 - 2E7d
2E87 - 2E98
2E68 - 2E74
                                               ..2 x CRCRLF
2E7E - 2E86
                                                .. Input Byte
2E99 - 2ED3
              ••PRINTED DUMP 2ED4 - 2EFO
                                                .. Input Hex
2F00 - 2F07
              ..Outbyt 1A 2F08 - 2F12
                                                ..Build Address
              ..Outbyt 1B
              ••Outbyt 1B 2F25 - 2F2a
••ASCII PRINT 2F37 - 2F5F
                                                ..l x CRCRLF
2F13 - 2F24
2F2b - 2F36
                                                • • GETHDR
2F60 - 2F6A
                               2F6B - 2F81
                                                .. Ineee
             ..messages
              .Outees (6) 2FB9 - 2FDE 2FF0 - 2FFF
2F82 - 2FB8
                                                .. Print BAUDOT
2Fdf - 2FEC
                                                ..messages
             ..Look-up 3080 - 309E
..Memory Change 30CC - 30D2
3000 - 307F
                                               ..Mini Executive Loop
30A5 - 30CB
30ED - 30FF
                                                ..QUEST
             ..Stack area
```

S CP LOC.: 2E00 BYTES: 0300

```
2 E ØØ
       C490 B327 F808 A3D3 F824 A747 B547 A547
  2E10
       B447 A447 B247 A247 B147 A147 B047 A0E2
  2 E 2 0
        7ACØ 3080 2E46 2E2F 30FF 2E00 00FD D3E4
        7124 BF96 7386 7393 B683 A646 B346 A39F
  2E3Ø
        F470 2430 2ED3 E571 25BF 96B3 86A3 E212
 2 F 4 Ø
  2F50
        72A6 F 0B6 9FE5 7025 3045 CO2F 6846 CO2F
  2 F 60
        83FC 0037 67FF 00D5 99D4 2F00 89D4 2F00
       D42F 822Ø D5D4 2F25 D42F 25CØ 2E99 D42F
2B2F FØD4 2FØ8 D5D4 2ED4 3398 FEFE FEFE
 2E70
 2E80
        73P4 2ED4 6033 98F4 D5D4 2F37 D42F 25D4
 2 E 9 Ø
        2F25 D42E 68D4 2E70 49D4 2F00 C4C4 2888
 2EAØ
        3AE5 9832 C989 FAØF 3AC1 89FA FF3A 9F3Ø
 2EBØ
        9 CF 6 33A8 D42E 7030 A8D4 2F25 D42F 25D4
 2ECØ
 2EDØ
        2F25 3ØF1 D42E 5AFF 3Ø3B EEFF ØA3B E9FF
 2EEØ
        073B EFFF 0633 FFFC 06FC 0AFC 00D5 FF00
        D536 F53F F16F FB0D 3AF1 C030 8000 0000
 2FFØ
 2F ØØ
        73D4 2F13 60F0 3017 D42E 8733 12B9 D42E
 2F1Ø
        87A9 P5F6 F6F6 F6FA ØFF9 3052 FD39 02CF
        FC07 C02F 83P4 2F2B 2F66 D546 EB46 AB4B
· 2F22
        322A D42F 5E3Ø 2FD4 2E7Ø D42E 7E33 3789
 2F32
        A799 B7D4 2F2E 2FF7 D42F Ø833 4389 A899
· 2F 4Ø
 2F50
        B887 A997 B989 5288 F499 5298 7433 43D5
        ØDØD ØA3F ØØØØ ØDØD ØAØØ ØØ36 6F3F 6B6F
 2F 60
       FEFE 3878 FE38 78F8 20F5 38F0 D42F 83D5
 2F 70
       C4C4 46AF FB2Ø 32AF 8FFE FE3B A28C FBFF
 2F 80
```

2F90 32AE F87A D42F B930 AE8F D42F B9F8 00AC 2FAØ 8FD5 8CFB 0032 99F8 6DD4 2FB9 3099 8FD4 2FB9 FRFF AC3Ø AØC4 C4AE F83Ø BEC4 C4ØE FEFE 7BD4 2FDF FE32 D43B CF7A 3ØCF 7BD4 2FDF 30C6 7AD4 2FDF D42F DFD5 C4C4 C4BC 2FE0 F8FC FF01 C4C4 C4C4 C43A E29C D500 0000 2FF 0 4C4F 432E 3A2Ø Ø02Ø 4259 5445 533A 2000 3000 3701 0101 0101 0129 0101 1101 0105 0101 3010 0101 0101 0101 0101 0101 0101 0101 0101 3020 092D 230B 2501 1735 3D13 0F17 0D31 0F2F 1B3E 3321 1503 2E39 1907 1D1F 3D1D 1327 3030 0131 271D 2521 2D17 0B19 353D 130F 0D07 3040 3 **0**5 0 1B3E 1529 0339 1F33 2F2E 2301 0101 0109 - 3060 0101 0101 0101 0101 0101 0101 0101 0137 0101 3070 0101 0101 0101 0101 0101 3F01 0101 0101 3080 D42F 82Ø7 D42F 25D4 2F82 3AD4 2E5A 73D4 3090 2E70 60F0 FF 4D 32A5 FF 44 CA2E 9930 CC01 3 0A 0 0101 0101 0104 2E7F 33CC D42F 25D4 2E68 3080 09D4 2F00 D42E 70D4 2E5A FF20 3AC9 D42E 30C0 8733 CC59 5209 F53A CC19 30AA D42F 2B2F 3000 3 OF O 3 %F Ø 2F 7F 2F D7 2E B2 2F 9 D B2 Ø4 742F C72E 8E 3 Ø

A. C. E. Colour Video Board


The colour video board which was described in issue 13 (as a wire-wrap project) is now available as a printed circuit board.

This circuit uses the Motorola MC6847 chip, and can be used as a high-density (256 x 192) graphics display, a 32 x 16 alphanumeric display with intermixed 8 colour semigraphic mode, or any other graphic mode in between. The board contains an on-board colour video RF modulator which outputs to any TV. There are 27 different modes of operation, and any one of them can be called under software control. This means that you can mix high density graphics with the alphanumeric mode to give you access to very sophisticated games. The mode control is memory-mapped at FF00. The video display starts at E000, which makes the display compatible with the Quest 12K BASIC. If you have a BASIC interpreter (12K or 6K version), then you can use all the readily available game programs which use memory mapped displays.

In addition to all the above-mentioned features, there is another. The board can hold a total of 16K bytes of static RAM. The RAM starts at COOO and ends at FFFF. The memory uses 2114 RAMs. The board is the same size as Tektron boards, and uses the Tektron bus (and also fits the new A.C.E. backplane).

The price is \$35.00 Canadian. (U.S. members see note below). The parts can be bought for under \$60, so for under \$100, you can get a fully expandable video display board. At this time only bare boards are available. Full kits may be available to local members at a later date if there is enough demand.

cont. on pg. 37



A-C-E VDU 1802 VERSION 2

PAGE: 34

ANALOG OUTPUT BOARD

Tom Crawford

General Description:

This board was designed to meet my requirement for analog outputs suitable for experimenting with graphics on an oscilloscope. The board provides 3 Digital to Analog (D-A) converters. Two of them are 8 bit converters, the third is 4 bits. The output voltage range can be setup as either unipolar or bipolar, up to about +/-10V, by adjusting gain and offset resistors. (The 4 bit D-A has no provision for offset resistors.) As shown in the schematic, all 3 D-A's provide 0 to +5V output.

The board also provids blanking logic, which can be used with the 4 bit D-A for Z-axis (intensity) blanking for the time between outputting to one of the 8 bit D-A's, and outputting the other.

As part of the same 24 line I/O port used to output to the D-A's, there are 4 extra lines, which can be programmed as either inputs or outputs. In the future I plan to use these lines to provide handshaking with some vector generation hardware. Currently, I use them to read a joystick interface.

Finally, this board provides an extra 24 line programmable parallel I/O port, which can be accessed via a 24 pin DIP header on the board.

Figure I provides a block diagram of the Analog board. The board can be mapped inbto any contiguous 8 bytes in the memory-mapped I/O Page, by appropriate settings of the 5-pole DIP switch.

Just about any oscilloscope can be used for display purposes. bandwidth of about 100KHz is adequate, and the scope can be AC or DC coupled. Two points are woth noting though. First, be sure the scope common is grounded, to the same ground as your computer. Some older scopes (such as my DTI scope) have the chassis common capacitively coupled to BOTH lines of the incoming 110V AC power, and NOT ground-This generates a substantial ground current when it is connected to the computer ground. The second point concerns AC coupling, especially the AC coupling used for Intensity or Z-axis inputs on most scopes. This is simplly a capacitor with one end sitting at several hundred volts, and the other end hanging around waiting for you to hook it up to your computer. When you do so, the surge current into the capacitor burns out the output op amp on the Analog Board. (It can also give you a healthy shock!) The solution is to hook a 100K resistor between the scope's Z-axis input and ground BEFORE hooking up to your computer. This same rule applies to the X and Y axis inputs of AC coupled scopes (like mine).






FIGURE 2: D/A CONVERTOR STAIRCASE WAVEFORM






cont. from pg. 32

A full set of instructions will be included with each board. Delivery is four to six weeks. Send all orders to:

Bernie Murphy 102 McCraney St. Oakville, Ont. CANADA L6H 1H6

Note to U.S. members:

In the event that conversion of your money to Canadian currency is a problem (either in terms of convenience, or cost), please feel free to remit in the equivalent amount in U.S. funds. (\$30.50 in the case of this board). This applies to all club offers, and to membership dues as well.



Power Consumption

	+5V		+12V		-12V		
	TYP	MAX	TYP	MAX	TYP	MAX	(mA)
4030 (x2) 4011 7430 8255 1408L8 (x2) 4028 4027 1458 (x2)	- 3 - 27 - -	- 6 120 44 - -	- - - - - 4.6	- - - - - 16	- - 15 - 4.6	26 - 16	
TOTAL	-	150*	4.6	16	20	42	

* 270 mA with two 8255s installed

Address Assignments

ADDRESS	USE

0	IC5, PORT A (Vx D-A)
1	IC5, PORT B (Vy D-A)
2	IC5, PORT C $(CO-3 = Vz D-A)$
3	IC5 CONTROL PORT
4	IC6, PORT A
5	IC6, PORT B Spare I/O
6	IC6, PORT C Lines
7	IC6 CONTROL PORT!

Analog Output Board Parts List

IC1,2	4030	QUAD XOR GATES
IC3	7430	8-INPUT NAND GATE (TTL)
IC4	4011	QUAD 2-INPUT NAND GATES
IC5,6	8255	INTEL 24-LINE PROG. PARALLEL I/O PORT
IC7,9	1408L8	8-BIT DAC (CURRENT OUTPUT)
IC8	4028	BCD TO DECIMAL DECODER
IC10	4027	DUAL JK M/S FF WITH SET AND RESET
IC11,12	1458	DUAL 741-TYPE OP AMPS

```
D 1
                  IN752A
                               5.6V ZENER DIODE, 400 mW
C1-9, 12-16
                  0.01 ufd
                               CAPACITORS (POWER SUPPLY BYPASS)
C10,11
                  27 pfd
                               CAPACITORS
R1-5
                  47 K ohms
                               1/4 w RESISTORS
R6,7,18,19
                  OFFSET RESISTORS (OPTIONAL SEE TEXT)
R8, 17, 20, 22, 23
                  5 K ohms
                               1/4 w RESISTORS
R9, 10, 15, 16
                  2 K ohms
                               1/4 w RESISTORS
R11,21
                  10 K ohms
                               1/4 w RESISTORS
R12
                  20 K ohms
                               1/4 w RESISTORS
R13
                  43 K ohms
                               1/4 w RESISTORS
R14
                  82 K ohms
                               1/4 w RESISTORS
R24
                  12 K ohms
                               1/4 w RESISTORS
MISC:
                  24 PIN DIP CONNECTOR
                  14 PIN DIP CONNECTOR
                  5 POLE DIP SWITCH
                  PC BOARD
```

External I/O Connector

i. 14 Pin DIP Connector

1 2	PC4, IC5 I/O LINE PC5, IC5 I/O LINE
2 3 4 5 6	PC6, IC5 I/O LINE
4	PC7, IC5 I/O LINE
5	GROUND
6	+5V
7	N.C.
8	N.C.
9	N.C.
10	-12V
11	+12V
12	Vx (OUTPUT OF PORT A DAC)
13	Vy (OUTPUT OF PORT B DAC)
14	Vz (OUTPUT OF PORT C DAC)

ii. 24 Pin DIP Connector

1 –4	PB4-7,	IC6	I/0	LINES
5 6	PC2,	IC6		
6	PCO,	IC6		
7	PC5,	IC6		
8	PC7,	IC6		
9-12	PA4-7,	IC6		
13-16	PAO-3,	IC6		
17	PC6,	IC6		
18	PC4.	IC6		
19	PC1,	IC6		
20	PC3.	IC6		
21-24	PBO-3.	TC 6		

Software

General Description:

The 8255 programmable I/O port must be initialized to the desired configuration before it can be used. This is a very simple process, which involves writing a byte to the control port of the 8255 (A0=A1=1). The 8255 has numerous I/O options available; the reader is referred to the Intel Data Catalog (1978, pages 12-76 to 12-94) for further details.

For our purposes, it is necessary to setup the 8255 for Mode 0 I/O, with Port A,B and C (low) set for outputs. Port C (high) can be set for either outputs or inputs, since it is spare. Control byte #80 sets all the ports as outputs, while control byte #88 sets C (high) as inputs, and all the rest as outputs. Assuming the board is mapped into the low end of the I/O Page, the following code will perform the intitialization of the 8255 used for the D-As:

LDI	#FF					
PHI	RE	;POINT	TO	1/0	PAGE	
LDI	#03					
PLO	RE	;POINT	ΤO	8255	CONTROL	PORT
LDI	#88					
STR	RE	; INIT.	THE	825	5	

Testing

Prior to testing the board, it is assumed that it has been assembled as follows:

- -all three-hole jumpers soldered in place and checked for contin and shorts, as applicable (this assumes the board is not plated through)
- -all resistors, capacitors and diode D1 are soldered into place (except offset resistors)
- -all IC sockets are soldered into place, if used
- -the 5-pole DIP switch is installed

A-Buss Interface Checks

The first stage in testing the completed Analog Output Board is to check out the address decoding and control buffering logic. This involves installing only IC number 1,2,3 and 4 on the board, then plugging it into the system buss. Using variants of the program loop in Listing 1, exercise the board and test for proper board select (IC3, pin 8) and chip select signals (IC4, pins 10 and 11), using a logic probe or preferrable an oscilloscope. Try different settings of the address select switches on the board, in combination with

different low byte values in RE. Check that the control signals used on the board (MRD, MWR, AO, A1) all appear correctly. Since there are no data buss buffers on this board, no further checks of the buss interface are necessary.

B-I/O Port Checks

Install IC5 on the board. Using the program in Listing 2, exercise the I/O Port. Check that all 24 lines (mapped as outputs for this test) appear as both a O and a 1. If a problem appears, then modify the test routine to exercise only the bad lines and their adjacent pins and PCB runs in different ways. The problem is most likely an open or shorted connection on the PCB and can be quickly tracked down by observing the pattern of the errors produced. Be sure also the test the I/O lines right at the point where the IC pins go into the IC package, as well as on the associated PCB connections.

If IC6 is to be used, install it now and repeat the above test. Be sure to add 4 to the low byte of all I/O addresses used in Listing 2, so as to address the correct IC.

Listing 1- Address Decoding and Read Check:

```
:SETUP RE TO POINT TO MEMORY-MAPPED
                   #FF
           LDI
            PHI
                   RE
                               I/O PAGE,
           LDI
                                         AND ANALOG OUTPUT BOARD
                   #00
            PLO
                   RE
LOOP1:
            LDN
                            :READ THE BOARD REPEATEDLY
                   RE
                   LOOP 1
            BR
```

Listing 2- 8255 I/O Port Output Test

```
#FF
            LDI
                            :SETUP RA TO POINT TO MEMORY-MAPPED
            PHI
                   RA
            LDI
                    #03
                            : I/O PAGE
            PLO
                   RA
                                       AND ANALOG OUTPUT BOARD,
                                       I/O PORT CONTROL BYTE
            LDI
                    #80
                            ; INIT. I/O PORT AS ALL OUTPUTS
            STR
                   RA
                            POINT TO PORT C
1.00P2
            LDI
                    #02
            PLO
                   RA
                             :STORE FF INTO
            LDI
                    #FF
            STR
                                            PORT C,
                    RA
            DEC
                    RA
                                            PORT B.
            STR
                    RA
            DEC
                    RA
                                            AND PORT A.
            STR
                    RA
                             :POINT TO PORT C AGAIN
                    #02
            LDI
            PLO
                    RA
                             STORE OO INTO
            LDI
                    #00
                                            PORT C,
            STR
                    RA
```

DEC RA
STR RA; PORT B,
DEC RA
STR RA; AND PORT A.
BR LOOP2; GO DO IT AGAIN, SAM.

D/A Converter Checks

Install IC12. Using a DC voltmeter, check pin 7 of IC12. It should read approximately +2V. This is the reference voltage for the D/A Converters. Its absolute value isn't important; it must be stable, however. In case of problems, check D1, R20, R23 and R24. Also check that the same voltage appears at pin 14 of the sockets for IC9 and IC7.

Install IC9, the D/A converter chip connected to Port A of IC5. Do not install any offset resistors yet (R6,R7). Load the test program in Listing 3, and execute it. This will cause the D/A to generate a staircase waveform, at IC12 pin 1, covering its entire output range, and including every step. Check this wavefom carefully using a scope, to ensure it's correctness. It should look approximately as in Figure 2. If the staircase pattern is not as shown, look for a pattern which might signify which of the 8 input bits could be bad. Check the 8 input bits all look OK, then check the op-amp which is used to convert the output of IC9 from a current to a voltage. Remember that IC12 pin 2 is a virtual ground, and hence should be at ground potential!

Once the first D/A is working, install IC7 and IC11, and check out the Port B D/A. Remember to change the address from Port A in the test program in Listing 3.

Finally check out the 4 bit converter connected to Port C (low). Note that the staircase produced will have only 16 steps, instead of 256 and that the output ranges from OV to about -10V.

Blanking Logic Check

If blanking of Vz is required between setting new values of Vx and Vy, then install IC8 and IC10. The blanking mechanism simply forces Vz into its negative voltage limit whenever IC10 pin 1 (Q output of FF2) is at +5V. This occurs between outputting to Port A, and outputting to Port B of IC5.

Listing 3--D/A Converter Staircase Test

LDI	#FF						
PHI	RA	;SETUP	RA	TO	POINT	TO	MEMORY-MAPPED
LDI	#03	;	1/0) P!	A GE		

	PLO	RA	; AND ANALOG OUTPUT BOARD
	LDI	#80	; (I/O PORT CONTROL BYTES)
	STR	RA	;INIT. I.O PORT AS ALL OUTPUTS
	LDI	#00	POINT TO PORT A
	PLO	RA	
LOOP3	GLO	RB	GET REGISTER VALUE
	STR	RA	; OUTPUT IT
	INC	RB	; INCREMENT THE REGISTER
	BR	LOOP3	: AND KEEP DOING IT

Simple Applications

A-Introduction


As a demonstration of the capabilities of the Analog Output board, I have put together a simple application. This consists of a small cross-hairs type of cursor, which can be moved around on an oscilloscope screen using a surplus 2-axis joystick. The oscilloscope's X and Y inputs are driven from the Vx and Vy outputs of the analog board. The joystick is read using 2 of the spare Port C bits. These are set up as inputs and connected to some simple interface circuitry. The software presented here is modular. It consists of a joystick position reading subroutine and a sub-picture display subroutine. Either of these can be used to interface the joystick or the scope display to other applications with virtually no changes.

B-Joystick Interface

The joystick interface is simply a pair of 555 timers wired up as one-shots. The variable resistance elements of the joystick are used as the resistances in the timer RC network. Therefore, when the timers are triggered, the durations of the resulting pulses are proportinal to the position of the joystick. The timers are calibrated so that the maximum pulse width corresponds to about 250 counts of a software counting loop. The timer circuitry I used is shown in Figure 3. A subroutine to read the position of a selected axis of the joystick is given in Listing 4. As noted in the Notes to Figure 3, I used the CS signal to IC6 to trigger the timers.

There are a few tricks involved in the coding of the joystick read subroutines. The first one concerns the fact that the subroutine only reads one axis at a time. It is therefore necessary to

FIGURE 3 -- JOYSTICK INTERFACE CIRCUIT



- Notes: (1) 250 pf on Trigger line is to filter transients which were causing false triggering.
 - (2) 1.1 RC should be about 7.5 mS in order to provide a full-scale output of about 250 with the recommended read routine at Clock = 1.789 Mhz.
 - (3) Build 2 identical circuits, one for each joystick axi
 - (4) A suggested trigger for both circuits is CS for IC6 (pin 6) on the Analog Board.
 - (5) Connect the X-axis timer output to PC7 and the Y-axis timer output to PC6 for use with this demonstration, as written.

ERRATA

In 'Building a Better BASIC', there were three segments of code which were incorrect.

Address 00E8 should be C1.
Address 0202 should be D4.
The seven bytes beginning at 14B4 should be
23 AO OD 21 AO EE C4.

call the subroutine twice in succession in order to get the X and Y positions of the joystick handle. Since all the timers are triggered every time any one of them is to be read, then it is possible that, say, the Y-axis timer is still timing after the X-axis timer has finished. The next call to the joystick read routine, to read the Y-axis timer, would return an incorrect value, unless the routine checks to ensure that the Y-axis timer is off before it is triggered. This is done in the read routine in Listing 4.

It is also necessary to ensure that the timer has been off a minimum amount of time (about 300 micro-seconds in my case), to allow the timing capacitor to be completely discharged by the timer's Reset line. Otherwise an incorrect value will again result. This is also done in the read routine in Listing 4.

LISTING 4 -- JOYSTICK READ ROUTINE

- 1. Pass mask in D, with set bit indicating which timer to read.
- 2. Result (0-255) passed back in D.
- 3. Register RA.1, RB.1 must point to I/O Page. Registers RA.0 and RB.0 are destroyed.
- 4. Register RC.O is destroyed (used as timer counter).
- 5. ICO CS is assumed to be the timer's trigger.
- 6. SCRT mechanism, modified to save D-register, is used for CALL an RETURN.

READR:	STR LDI PLO LDI	R2 #02 RA #04	;SAVE MASK ; ;INITIALIZE RA (INPUT)
DEADE.	PLO LDN	RB RA	; AND RB (TIMER TRIGGER)
READ5:	AND	n A	; ENSURE TIMER IS OFF,
	BNZ	READ5	i
	LDI	#OE	AND FULLY RESET
READ10:	SMI	#01	;
	BNZ	READ10	;
	PLO	RC	; INITIALIZE COUNTER TO ZERO,
	LDN	RB	; AND START TIMER
READ15:	LDN	R A	;
	AND		;TIME IT.
	BZ	READ20	; DONE YET? YES.
	INC	RC	;NO.
	BR	READ15	KEEP GOING
READ20:	GLO	RC	;PUT RESULTS IN D,
	RETURN		;AND RETURN

C-Sub-Picture Display Subroutine

The Analog Output Board, when used as an X-Y graphics display on a scope, provides the capability of displaying more than 65,000 individual points. To provide storage for the ON/OFF state of each of these points would equire 8KB of memory, plus software to do the mapping between bits in memory and points on the screen. This would also require a storage scope, since it would take many seconds to output the contents of memory to the display just once.


For many graphics applications, most of the bits in memory are OFF, since most of the display screen points are not lit. This would result in inefficient use of memory, and of the time required to output all those OFF bits. An alternative technique is to store only the X and Y values of the points which are to be ON. Although it now takes 16 bits of memory to describe each point in the list, substantial memory savings occur for displays with only a few percent, or less, of the display points turned ON. There is also an execution time saving since no mapping of stored information to display points needs to be done. The data bytes in memory are output directly to the Analog Output board, as X and Y data values. It is also possible to use and ordinary scope as a display device, since outputting the list can be done repetitively, fast enough to provide a visually continuous display.

When considering the movement of images in the display, however, another problem becomes apparent. Whenever an image is to be moved, it is necessary to stop the display, calculate the new values of all the X and Y points in the display list, then resume displaying, with the image now in the new position. This is a cumbersome, time-consuming process.

A simpler way to provide moveable images involves the concept of a "local origin". This is not the same as the display origin at (X,Y)=(0,0). In fact, it is not directly related at all to the analog output display. Instead, it is related to the image, or "subpicture" which it provides an origin for. Figures 4 and 5 illustrate the difference between the display origin and a local origin.

Several ways have been developed to describe a sub-picture in the form of a display list which is relative to a local origin. After due consideration of the impact of these methods on the software required for such future enhancements as sub-picture rotationa and zoom, I elected to use X-Y pairs of 2's complement 8 bit integers. This is illustrated in Figure 5, where the end-points of the cross hairs are labelled, relative to the local origin. Table 1 provides the display list for the cross hair sub-picture to be used in this demonstration. The display list is simply a list of X-Y pairs of 8-bit integers, which the co-ordinates of the points to be displayed, relative to the local origin. The list is terminated by 80 hex (-127) base 10) in the byte normally occupied by the next X co-ordinate. Therefore every display list should contain an odd number of bytes.

The sub-picture display list is related to the display origin at the time it is output to the display. This provides for simple, fast movements of sub-pictures around the display -- an important requirement for dynamic displays. The subroutine to output the sub-picture at a selected point on the display is given in Listing 5. A feature of this routine is that it will always move the beam to the required display point before outputting the sub-picture and will move the beam back to the display origin (0,0) afterwards. This is required for AC coupled scopes (like mine).



(0,0) display origin $X \longrightarrow$

FIGURE 4: Sub-Picture Relative to Display Origin




FIGURE 5: Sub-Picture Relative to Local Origin

TABLE 1: Cross-hair Sub-Picture Display List

#F8,#00,#FA,#00 ; LEFT ARM CRSHRS: .BYTE #FC, #00, #FE, #00, #00, #00 .BYTE #30, #£8, #00, #£A :LOWER ARM .BYTE #00, #FC, #00, #FE, #00, #00 .BYTE #08, #00, #06, #00 ; RIGHT ARM .BYTE #04, #00, #02, #00, #00, #00 .BYTE 1100,1108,1100,1106 :UPPER ARM .BYTE #30, #04, #30, #32, #30, #33 . BYTE :LIST TERMINATION BYTE #80

NOTE: Every second display dot used.

DISPLY--SUB-PICTURE DISPLAY ROUTINE

1. RA.1 and RB.1 must point to I/O page. RA.0 and RB.0 are destroyed.

2. RC must point to start of display list. List terminator is X=80 H.

3. RD must point to the display origin of the sub-picture in 8-bit absolute values.

DISPLY:	LDI PLO		; INITIALIZE ; RA TO POINT TO X OUTPUT
	LDI	#01	;
	PLO	RB	; AND RB TO Y OUTPUT
	SEX	RD	;SET X TO RD
	LDXA		j
	STR	RA	MOVE CRT BEAM TO LOCAL ORIGIN
	LDX		;
	STR	RB	:
	DEC		RESTORE RD, AND START DISPLAYING
DISP5:			THE SUBPICTURE
	XRI		:
		DISP10	;DONE YET? (X=80) YES.
	LDA	RC	; . NO. ADD X VALUE TO ORIGIN,
	A DD		;
	IRX		•
	STR	RA	; AND OUTPUT IT
	LDA	RC	; ADD Y VALUE TO ORIGIN,
	A DD		
	STR	RB	; AND OUTPUT IT.
	DEC	RD	
	BR	DISP5	GO BACK FOR NEXT POINT
DISP10:	LDI		; MOV: CRT BEAM BACK TO (0,0)
	STR	RA	; (FOR AC-COUPLED SCOPES),
	STR	RB	•
	SEX		; RESTORE RX,
	RETURN		; AND RETURN

LISTING 5: SUB-PICTURE DISPLAY ROUTINE

MOVEABLE CURSOR ROUTINE

Listing 6 combines the joystick reading subroutine and the sub-picture display routine withe some initialization logic, to actually produce the moveable cross hairs display on an oscilloscope. Some possible improvements to this routine might include:

-entering it via a 30 Hz or 60 Hz interrupt, to provide a constant refresh rate, and hence a constant intensity display -addition of "turtle" logic to allow the cursor to leave a trail behind it as it is moved around the screen -addition of a straight-line calculator routine to allow the

-addition of a straight-line calculator routine to allow the generation and display of a straight line between 2 points selected using the cursor and an additional pushbutton wire into PC5.

CURSOR- Cursor Display Centred at Joystick Position

- 1. This routine reads the joystick, displays the cursor and repeats.
- 2. Cursor location (from joystick) is stored at O1FE (X) and O1FF (Y), pointed to by RD.
- 3. Cursor pattern (sub-picture) is stored at 0200. RC points to it.
- 4. RA and RB are used as I/O Page pointers.

		#0100	;ASSEMBLE AT 0100
CURSOR:	LDI	#FF	; INITIALIZE RA. 1 AND RB. 1 TO POINT
	PHI	RA	TO I/O PAGE
	PHI	RB	•
	LDI	#03	; POINT TO I/O PORT CONTROL BYTE,
		RA	:
		#88	AND INITIALIZE IT
		RA	•
CHRS5.		CRSTOR.1	
consy.	PHI		POINT RD AT CURSOR STORAGE LOCATIONS
		CRSTOR.O	
	PLO	RD	•
	LDI		GET X CO-ORDINATE,
	CALL	# G O	, GET A CO-ORDINATE,
	STR		; AND SAVE IT.
			, AND SAVE II.
	INC		COT V CO ODDINATE
	LDI		GET Y CO-ORDINATE,
	CALL		, , , , , , , , , , , , , , , , , , , ,
		RD	; AND SAVE IT.
	DEC	RD	; RESTORE D.
		CRSHRS.1	;
	PHI	RC	; POINT RC TO DISPLAY IT,
	LDI	CRSHRS.O	;
	PLO	RC	;
	CALL D	ISPLY	AND GO SHOW IT AT CURSOR POSITION
		CURS5	GO DO IT ALL AGAIN.
CRSHRS			:LOCATION OF CROSSHAIRS DISPLAY LIST
	. EQL		:LOCATION OF CURSOR STORAGE (X, THEN Y)
		_	,